Structural modeling of intelligent traffic light Controller on FPGA
The paper presents an adaptive traffic light controller customized to have user defined number of intersection lanes and counts of signals for various intersections. Conventional traffic systems can be installed for a non-dynamic number of intersections with fixed counts of signal durations and are typically microcontroller based. The proposed system prototype is implemented on FPGA which offers many advantages over microcontrollers such as fast speed, number of input/output ports and enhanced performance coupled with low cost than ASIC design. Typical TLCs are modeled using the finite state paradigm and rely heavily on software design flow. In this paper, the hardware design has been deployed using the structural style of VHDL programming and thus offers more robustness. The system has been successfully tested and implemented in hardware using Xilinx Cyclone III: EP3C10F256C6. The efficient design thus offers a dynamic way that allows the user to design a robust TLC and thus it breaks through the bottleneck of traditional traffic signal controller, and can accomplish the control in complicated and diversified traffic.
Index Terms- TLC, FSM, Structural VHDL, Xilinx, FPGA